BURR-BROWN®



DAC71

Monolithic 16-Bit DIGITAL-TO-ANALOG CONVERTER


FEATURES

- 16-BIT RESOLUTION
- ±0.003% MAXIMUM NONLINEARITY
- LOW DRIFT ±7ppm/°C, (TYPICAL)
- . MONOLITHIC CONSTRUCTION
- EXACT DAC71 HYBRID REPLACEMENT
- MONOTONIC (AT 14 BITS) OVER FULL SPECIFICATION TEMPERATURE RANGE
- · CURRENT AND VOLTAGE MODELS

DESCRIPTION

The DAC71 is a complete 16-bit digital-to- analog converter that includes a precision buried-zener voltage reference and a low-noise, fast-setting output operational amplifier (voltage output models), all on one small monolithic chip. A combination of current-switch design techniques accomplishes not only 14-bit monotonicity over the entire specified temperature range but also a maximum end-point linearity error of ±0.003% of full-scale range. Digital inputs are complementary binary coded and are TTL-, LSTTL-, 54/74C-, 54/74HC-compatible over the entire temperature range. Outputs of 0 to +10V, ±10V, 0 to -2mA, and ±1mA are available.

This D/A converter is packaged in a hermetic 24-pin ceramic side-brazed package.



DISCUSSION OF SPECIFICATIONS

DIGITAL INPUT CODES

The DAC71 accepts complementary digital input codes in either binary format (CSB, Unipolar or COB, Bipolar) The COB models may be connected by the user for either complementary offset binary (COB) or complementary two's complement (CTC) codes (see Table I)

TABLE I Digital Input Codes.

Digital Input Codes	Analog Output				
	Complementary Straight Binary (CSB)	Complementary Offset Binary (COB)	Complementary Two's Complement (CTC)*		
0000 _H	+ Full Scale	+ Full Scale	-1LSB		
7FFFH	±1/2Full Scale	Bipolar Zero	- Full Scale		
8000н	+1/2 Full Scale -1LSB	-1LSB	+ Full Scale		
FFFFH	Zero	- Full Scale	Bipolar Zero		

^{*}Invert the MSB of the COB code with an external inverter to obtain CTC code.

ACCURACY

Linearity

This specification describes one of the most important measures of performance of a D/A converter. Linearity error is the deviation of the analog output from a straight line drawn through the end points (all bits ON point and all bits OFF point).

Differential Linearity Error

Differential Linearity Error (DLE) of a D/A converter is the deviation from an ideal ILSB change in the output from one adjacent output state to the next. A differential linearity error specification of ±1/2LSB means that the output step sizes can be between 1/2LSB and 3/2LSB when the input changes from one adjacent input state to the next. A negative DLE specification of no more than -1LSB (-0.006% for 14-bit resolution) insures monotonicity.

Monotonicity

Monotonicity assures that the analog output will increase or remain the same for increasing input digital codes. The DAC71 is specified to be monotonic to 14 bits over the entire specification temperature range.

DRIFT

Gain Drift

Gain drift is a measure of the change in the full-scale range output-over temperature expressed in parts per million per degree centigrade (ppm/°C). Gain drift is established by: (1) testing the end point differences for each D/A at t_{MIN}, +25°C and t_{MAX}; (2) calculating the gain error with respect to the +25°C value; and (3) dividing by the temperature change.

Offset Drift

Offset drift is a measure of the change in the output with FFFF_H applied to the digital inputs over the specified temperature range. The maximum change in offset at

t_{MIN} or t_{MAX} is referenced to the offset error at +25°C and is divided by the temperature change. This drift is expressed in parts per million of full scale range per degree centigrade (ppm of FSR, °C).

SETTLING TIME

Settling time of the D/A is the total time required for the analog output to settle within an error band around its final value after a change in digital input. Refer to Figure 1 for typical values for this family of products.




FIGURE 1. Final-Value Error Band Versus Full-Scale Range Settling Time.

Voltage Output

Settling times are specified to $\pm 0.003\%$ of FSR ($\pm 1/2LSB$ for 14 bits) for two input conditions: a full-scale range change of 20V (COB) or 10V (CSB) and a 1LSB change at the "major carry," the point at which the worst-case settling time occurs. (This is the worst-case point since all of the input bits change when going from one code to the next).

Current Output

Settling times are specified to ±0.003% of FSR for a consistency of FSR for a configuration of FOR to 1000 and one for 10000. It is specified this way because the output RC time constant becomes the dominant factor in determining settling time for large resistive loads.

COMPLIANCE VOLTAGE

Compliance voltage applies only to current output models. It is the maximum voltage swing allowed on the output current pin while still being able to maintain specified accuracy.

POWER SUPPLY SENSITIVITY

Power supply sensitivity is a measure of the effect of a change in a power supply voltage on the D/A converter output. It is defined as a percent of FSR change in the output per percent of change in either the positive supply $(+V_{\rm CC})$, negative supply $(-V_{\rm CC})$ or logic supply $(V_{\rm DD})$ about the nominal power supply voltages (see Figure 2). It is specified for DC or low frequency changes. The typical performance curve in Figure 2 shows the effect of high frequency changes in power supply voltages.




FIGURE 2. Power Supply Rejection Versus Power Supply Ripple Frequency.

REFERENCE SUPPLY

All models have an internal low-noise +6.3V reference voltage derived from an on-chip buried zener diode. This reference voltage is available to the user. A minimum of $200\mu A$ is available for external loads. Since the output impedance of the reference output is typically 1Ω , the external load should remain constant.

If a varying load is to be driven by the reference supply, an external buffer amplifier is recommended to drive the load in order to isolate the Bipolar Offset (connected internally to the reference) from load variations.

BURN-IN SCREENING

Burn-in screening is an option available for the entire DAC71 family of products. Burn-in duration is 160 hours at the maximum specified grade operating temperature (or equivalent combination of time and temperature).

All units are tested after burn-in to ensure that grade specifications are met. To order burn-in, add "-BI" to the base model number.

OPERATING INSTRUCTIONS

POWER SUPPLY CONNECTIONS

For optimum performance and noise rejection, power supply decoupling capacitors should be added as shown in the Connection Diagram. These capacitors (1µF to 10µF tantalum recommended) should be located close to the DAC71. Electrolytic capacitors, if used, should be

paralleled with $0.01\mu F$ ceramic capacitors for best high frequency performance.

EXTERNAL OFFSET AND GAIN ADJUSTMENT

Offset and gain may be trimmed by installing externa offset and gain potentiometers. Connect these potentiometers as shown in the Connection Diagram and adjus as described below. TCR of the potentiometers should be 100ppm/°C or less. The 3.9MΩ and 510kΩ resistor (20% carbon or better) should be located close to the DAC71 to prevent noise pickup. If it is not convenient t use these high-value resistors, an equivalent "T" net work, as shown in Figure 3, may be substituted in plac of the 3.9MΩ. A 0.001μF to 0.01μF ceramic capacite should be connected from Gain Adjust (pin 22) to common to prevent noise pickup. Refer to Figures 4 and for relationship of offset and gain adjustments to unipc lar and bipolar D/A converters.




FIGURE 3. Equivalent Resistances.




FIGURE 4. Relationship of Offset and Gain Adjustments for a Unipolar D/A Converter.




FIGURE 5. Relationship of Offset and Cain Adjustments for a Bipolar D/A Converter.

SPECIFICATIONS

ELECTRICAL

Typical at T_A = +25°C and rated power supplies unless otherwise

MODEL		DAC71		
	MIN	TYP	MAX	UNI
INPUT	_			
DIGITAL INPUT Resolution, CSB, COB Digital Inputs ¹⁰¹ , V _{IH} V ₄ I ₆₁ V ₁ = +2.7V I ₆ V ₁ = +0.4V	+2.4		16 +5,5 +0.4 +40	Bits V V
TRANSFER CHARACTER	STICS		-1.6	μA
ACCURACY th Linearity Error At +25°C Gain Error ^{to} : Voltage Current Offset Error ^{to} : Voltage Unipolar		±0.01 ±0.05	±0.003 ±0:10 ±0.25	*
Voltage Bipolar Current Unipolar Current Bipolar Monotonicity Temperature Range (14 bits)	0	10.00	±5 ±1 ±5	Vm Vm Au Au
DAIFT (OVER SPECIFIED TEMPERATURE RANGE) Total Bipolar Drift: (Includes Gain, Offset, and Linearity Drift) ⁴⁸			770	*0
Voltage Current otal Errot Over emperature Range:		±7 ±15	±15 ±50	ppm of FSR ppm of FSR
voltage, Unipolar Voltage, Bipolar Voltage, Bipolar Voltage, Bipolar Current, Unipolar Current, Bipolar Birt Voltage, Current Steet Voltage, Bipolar Current, Unipolar Current, Bipolar Fernital Linearity over femperature emperature		±1	±0.063 ±0.071 ±0.23 ±0.23 ±20 ±60 ±2 ±10 ±1 ±40	% of FSR % of FSR % of FSR % of FSR Ppm/C ppm of FSR/ ppm of FSR/ ppm of FSR/ ppm of FSR/
TTLING TIME** lape Models lape Models lapo		5 3 10 500	10 5	ppm of FSR/M ps ps Vips mV


MODEL	DACTI			
	MIN	TYP	MAX	UNITS
DUTPUT				-1 0111
ANALOG OUTPUT Voltage Models Ranges: CSB COB Output Current Output impedance (DC Short Circuit Duration Current Models Ranges: CSB COB		0 to +10 ±10 0.05 Indefinite to Co		V V mA Ω mA
Hypoler Bipoler Compliance		4.0 2.45 ±2.5		kΩ kΩ
INTERNAL VOLTAGE REFERENCE Maximum External Current Temperature Coefficient of Drift	6.0	6.3 ±200	5.6	V V
POWER SUPPLY SENSITIVITY Unipolar Offset: ±15VDC +5VDC Bipolar Offset: ±15VDC +5VDC Gain: ±15VDC +5VDC		±.0001 ±.0001 ±.0004 ±.0001 ±0.001		# of FSR/# V. # of FSR/# V. # of FSR/# V. # of FSR/# V. # of FSR/# V.
POWER SUPPLY REQUIREMENTS foliage Supply Drain: ±15VDC (no load) +5VDC (logic supply)	±14.5, +4.75		±15.5, +5.25 ±30 +10	VDC mA
EMPERATURE RANGE pecification torage	0 -60		+70 +150	mA *C

NOTES: (1) Digital inputs are TTL, LSTTL, 54/74/C, 54/74/C, and NOTES: (1) Digital inputs are TTL, LSTTL, LSTTL, 54/74/C, 54/74/C, and 54/74/C compatible over the operating voltage range of V₈₀ = +59 to +159 and over the specified temperature range. The input switching threshold remains at the TTL threshold of 144 over the supply range of V₈₀ = +39 to 14/2 compared to 14/2

PIN ASSIGNMENTS

I Models	Pin		
	No.	V Models	
MSB Bit 1	1	Bit 1 - MSB	1.0
Bit 2	2	Bit 2	
Bit 3	3	Bit 3	
Bit 4	4	Bit 4	
Bit 5	5	Bit 5	147 -
Bit 6	6	Bit 6	
Bit 7	7	Bit 7	
Bit 8	- 8	Bit 8	
Bit 9	9	Bit 9	
Bit 10	10	Bit 10	
Bit 11	11	Bit 11	
Bit 12	12	Bit 12	
:- Bit 13	13	Bit 13	
Bit 14	14	Bit 14	
Bit 15	15	Bit 15	
·LSB · Bit 16	16	Bit 16 . LSB.	
RF	17	Vout	
+5VDC	- 18	+5VDC	
15VDC	19	-15VDC	
COMMON	20	COMMON .	
. lout	21	SUMMING JUNG	
GAIN ADJUST	22	GAIN ADJUST	HON
+15VDC	23	+15VDC	- 1
6.3V REF. OUT	24	6.3V REF. OUT	

CONNECTION DIAGRAM




ORDERING INFORMATION

50 m	MODELS
Complement	ary Offset Binary Coding
DAC71-COB-I-BI DAC71-COB-V DAC71-COB-I-BI	lour DAC Burn-in Option ⁽¹⁾ Vour DAC Burn-in Option ⁽¹⁾
Complementar	y Straight Binary Coding
DAC71-CSB-I-BI DAC71-CSB-V-DAC71-CSB-I-BI	lour DAC Burn-in Option th Standard Vour DAC Burn-in Option nd

NOTE: 1) 160 hours at 85°C or equivalent. See text.

MECHANICAL



ABSOLUTE MAXIMUM SPECIFICATIONS

+V _{cc} to Common	
-Vcc to Common	OV to +16.5\
+Voc to Common	OV to -18 50
Logic Innute to Communi	0V to +16 51
Maximum Power Dissipation	OV to V
Lead Temperature (10s)	1000mW
(100)	300°C

TABLE II. Digital Input and Analog Output Relationships.

			VOLIA	SE OUTFUT MODEL			
Digital Input Code One LSB (µV) 0000 _N (V) FFFF _N (V)		Analog Output					
		Unipolar			Bipolar		
		16-bit 15-bit 153 305 +9.99965 +9.99969 0 0	15-bit	14-bit 610 +9.99939 0.	16-bit 305 +9.99969 -10.0000	15-bit 610 +9.99939 -10.0000	14-bit 1224 +9.99878 :-10.0000
			CURRE	NT OUTPUT MODEL	s		
				Analog	Output		
Unipolar			1 44 9				
Digital Inpu	t Code	16-bit	15-bit	14-bit	16-bit	15-bit	14-bit
One LSB 0000 _H FFFF _H	(µA) (mA) (mA)	0.031 -1.99997 0	0,061 -1,99994 0	0.122 -1.99988 0	0.031 -0.99997 +1.00000	0.061 -0.99994 +1.00000	0.122 -0.99988 +1.00000

OFFSET ADJUSTMENT

For unipolar (CSB) configurations, apply the digital input code that should produce zero potential output and adjust the offset potentiometer for zero output.

For bipolar (COB) configurations, apply the digital input code that should produce the maximum negative output voltage. The COB model is internally connected for a 20V FSR range where the maximum negative output voltage is -10V. See Table II for corresponding codes and the Connection Diagram for offset adjustment connections. Offset adjust should be made prior to gain adjust.

GAIN ADJUSTMENT

For either unipolar or bipolar configurations, apply the digital input that should give the maximum positive output voltage. Adjust the gain potentiomenter for this positive full scale voltage. See Table II for positive full scale voltages and the Connection Diagram for gain adjustment connections.

INSTALLATION CONSIDERATIONS

This D/A converter is laser-trimmed to 14-bit linearity. The design of the device makes the 16-bit resolution available. If 16-bit resolution is not required, bits 15 and 16 should be connected to V_{DD} through a single $Ik\Omega$ resistor.

Due to the extremely-high resolution and linearity of the D/A converter, system design problems such as grounding and contact resistance become very important. For a 16-bit converter with a $\pm 10V$ full-scale range, ILSB is 153 μ V. With a load current of 5mA, series wiring and connector resistance of only 30m Ω will cause the output to be in error by ILSB. To understand what this means in terms of a system layout, the resistance of #23 wire is about 0.021 Ω /ft. Neglecting contact resistance, less than 18 inches of wire will produce a ILSB error in the analog output voltage!

In Figures 6, 7, and 8, lead and contact resistances are represented by R, through R₃. As long as the load resistance R_L is constant, R₂ simply introduces a gain error and can be removed during initial calibration. R₃ is part of R_L, if the output voltage is sensed at Common, and therefore introduces no error. If R_L is variable, then R should be less than R_L $_{\rm MIN}/2^{16}$ to reduce voltage drops due to wiring to less than 1LSB. For example, if R_L $_{\rm MIN}$ is SkΩ, then R₂ should be less than 0.08Ω. R_L should blocated as close as possible to the D/A converter for optimum performance. The effect of R₄ is negligible.

In many applications it is impractical to sense the output voltage at the output pin. Sensing the output voltage at system ground point is permissible with the DACA because the D/A converter is designed to have a constant





FIGURE 6. Output Circuit for Voltage Models.

curn current of approximately 2mA flowing from Common. The variation in this current is under 20μ 4 with changing input codes), therefore R_4 can be as large 3Ω without adversely affecting the linearity of the DA converter. The voltage drop across R_4 ($R_4 \times 2mA$ poears as a zero error and can be removed with the zero alibration adjustment. This alternate sensing point (the stem ground point) is shown in Figures 6, 7, and 8.

gigures 7 and 8 show two methods of connecting the dirent output models with external precision output of mins. By sensing the output voltage at the load resiston the, by connecting R_F to the output of A₁ at R₁), the effect of R₁ and R₂ is greatly reduced. R₁ will cause a gair frow but is independent of the value of R_L and can be liminated by initial calibration adjustments. The effect R₂ is negligible because it is inside the feedback loop of the output op amp and is therefore greatly reduced by the loop gain.

If the output cannot be sensed at Common or the system fround point as mentioned above, the differential output incuit shown in Figure 8 is recommended. In this circuit fice output voltage is sensed at the load common and not if the D/A converter common as in the previous circuits. The value of R_s and R_1 must be adjusted for maximum common-mode rejection at R_L . Note that if R_1 is negligible, the circuit of Figure 8 can be reduced to the one shown in Figure 7. Again the effect of R_s is negligible.



 R_n should be equal to the output impedance at the current output to companie for the bias current drift of λ_1 . Use standard 10%, 1/4W carbon composition or equivalent resistors.

FIGURE 7. Preferred External Op Amp Configuration,




FIGURE 8. Differential Sensing Output Op Amp Configuration.

The D/A converter and the wiring to its connectors should be located to provide optimum isolation from sources of RFI and EMI. The key concept in elimination of RF radiation or pickup is loop area; therefore, signal leads and their return conductors should be kept close together. This reduces the external magnetic field along with any radiation. Also, if a single lead and its return conductor are wired close together, they present a small flux-capture cross section for any external field. This reduces radiation pickup in the circuit.

APPLICATIONS

DRIVING AN EXTERNAL OP AMP WITH CURRENT OUTPUT DACS

The DAC71 current output models will drive the summing junction of an op amp to produce an output voltage as shown in Figure 9. Use of the internal feedback resistor is required to obtain specified gain accuracy and low gain drift.

Current output models can be scaled for any desired voltage range with an external feedback resistor, but at the expense of increased drifts of up to ±50ppm/°C. The resistors in the D/A converter ratio track to ±1ppm/°C but their absolute TCR may be as high as ±50ppm/°C.

An alternative method of scaling the output voltage of the D/A converter and preserving the low gain drift is shown in Figure 10.

OUTPUTS LARGER THAN 20V RANGE

For output voltage ranges larger than ±10V, a high voltage op amp may be employed with an external feedback resistor. Use Iour values of ±1mA for bipolar voltage ranges and -2mA for unipolar voltage ranges (see Figure 11). Use protection diodes as shown when a high voltage op amp is used.




FIGURE 9 External Op Amp Using Internal Feedback Resistors.




FIGURE 10. External Op Amp Using Internal and
External Feedback Resistors to Maintain
Low Gain Drift.




FIGURE 11. External Op Amp Using External
Feedback Resistors.